Week #6

Progress Report from 19/10/2015 to 26/10/2015

Completed Tasks:

– Initialize the development of the RX module in Verilog for the Ranging configuration;

– Initialize the Functional (RTL) simulation of the Ranging measurements functionality (echo detection using transmission lines).