Progress Report from 14/09/2015 to 21/09/2015
Completed Tasks:
– Deployment of the project’s website;
– Setup of Altera’s Quartus II IDE and Modelsim for Verilog development simulation.
Skip to content
MSc Dissertation by Tiago Costa at FEUP