Progress Report from 23/11/2015 to 30/11/2015
Completed Tasks:
– Develop Matlab scripts for testing the payload error-rate of data exchanged between boards in the Transceiver configuration;
– Attempt to minimize pulse-lengths on both the Ranging and Transceiver configuration by exploring the maximum switching rates of the FPGA’s I/O pins and internal logic’s limitations.